Latency is measured in clock cycles, and two 6ns cycles occur in the same time as four 3ns cycles or eight 1.5ns cycles. "Because cycle time is the inverse of clock speed (1/2 of DDR data rates), the DDR-333 reference clock cycled every six nanoseconds, DDR2-667 every three nanoseconds and DDR3-1333 every 1.5 nanoseconds. I have a question: on your page 3 where you discuss the memory myth you do some calculations: : Test Settings: Lowest Stable Latencies, Continued.: Test Settings: Lowest Stable Latencies.: Boot Straps, I.e., Intel's "Wrench In The Works".: Test Settings: Overclocking Comparison.
: PDP Patriot Extreme Performance PC3-10666 Low Latency.: OCZ PC3-10666 ReaperX HPC Enhanced Bandwidth.
0 kommentar(er)
